Artículos relacionados a Full-Chip Nanometer Routing Techniques (Analog Circuits...
Sinopsis
List of Figures. List of Tables. Preface. Acknowledgments. 1. INTRODUCTION. 1 Down to the Wire. 2 Routing Problems. 2.1 Flat Routing Framework. 2.2 Hierarchical Routing Framework. 2.3 Multilevel Routing Framework. 3 Organization of the Book. 3.1 Multilevel Routing Framework. 3.2 Multilevel Full-Chip Routing Considering Crosstalk and Performance. 3.3 Multilevel Full-Chip Routing Considering Antenna Effect Avoidance. 3.4 Multilevel Full-Chip Routing for the X-Based Architecture. 2. ROUTING CHALLENGES FOR NANOMETER TECHNOLOGY. 1 Routing Requirement for the Nanometer Era. 1.1 Signal-Integrity Problems. 1.2 Manufacturability Problems. 3. MULTILEVEL FULL-CHIP ROUTING. 1 Introduction. 2 Elmore Delay Model. 3 Multilevel Routing Framework. 3.1 Performance-Driven Routing Tree Construction. 3.2 Crosstalk-Driven Layer/Track Assignment. 4 Experimental Results. 5 Summary. 4. MULTILEVEL FULL-CHIP ROUTING CONSIDERING ANTENNA EFFECT AVOIDANCE. 1 Introduction. 2 Antenna Effect Damage. 3 Multilevel Routing Framework. 3.1 Bottom-Up Optimal Jumper Prediction. 3.2 Multilevel Routing with Antenna Avoidance. 4 Experimental Results. 5 Summary. 5. MULTILEVEL FULL-CHIP ROUTING FOR THE X-BASED ARCHITECTURE. 1 Introduction. 2 Multilevel X-Routing Framework. 3 X-Architecture Steiner Tree Construction. 3.1 Three-Terminal Net Routing Based on X-Architecture. 3.2 X-Steiner Tree Algorithm by Delaunay Triangulation. 4 Routability-Driven Pattern Routing. 5 Trapezoid-Shaped Track Assignment. 6 Experimental Results. 7 Summary 6. CONCLUDING REMARKS AND FUTURE WORK. 1 Multilevel Routing Framework. 2 Routing Challenges for Nanometer Technology. 3 Multilevel Full-Chip Routing Considering Crosstalk and Performance. 4 Multilevel Full-Chip Routing Considering Antenna Effect Avoidance. 5 Multilevel Full-Chip Routing for the X-Based Architecture. 6 Future Research Directions. References.
"Sinopsis" puede pertenecer a otra edición de este libro.
De la contraportada
As Moore's Law continues unencumbered into the nanometer era, chips are reaching 1000 M gates in size, process geometries have shrunk to 90 nm and below, and engineers have to face compounded design complexity with every new design. These nanometer-scale designs require a new generation of physics-aware and manufacturing-aware routing. At 90 nm and below, there are so many signal-integrity issues that design teams cannot manually correct them all. At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture.
In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and time-to-profitability.
"Sobre este título" puede pertenecer a otra edición de este libro.
EUR 166,49
EUR 28,66 gastos de envío desde Reino Unido a Estados Unidos de America
Destinos, gastos y plazos de envíoComprar nuevo
Ver este artículo
EUR 95,97
EUR 7,65 gastos de envío en Estados Unidos de America
Destinos, gastos y plazos de envío
Resultados de la búsqueda para Full-Chip Nanometer Routing Techniques (Analog Circuits...
Imagen de archivo
Full-Chip Nanometer Routing Techniques (Analog Circuits and Signal Processing)
Librería: Best Price, Torrance, CA, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: New. SUPER FAST SHIPPING. Nº de ref. del artículo: 9789048175628
Cantidad disponible: 2 disponibles
Imagen de archivo
Full-Chip Nanometer Routing Techniques (Analog Circuits and Signal Processing)
Librería: Lucky's Textbooks, Dallas, TX, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Nº de ref. del artículo: ABLIING23Apr0316110338716
Cantidad disponible: Más de 20 disponibles
Imagen de archivo
Full-Chip Nanometer Routing Techniques (Analog Circuits and Signal Processing)
Librería: California Books, Miami, FL, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Nº de ref. del artículo: I-9789048175628
Cantidad disponible: Más de 20 disponibles
Imagen del vendedor
Full-Chip Nanometer Routing Techniques
Publicado por
Springer Netherlands Nov 2010, 2010
ISBN 10: 9048175623
ISBN 13: 9789048175628
Nuevo
Taschenbuch
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
Calificación del vendedor: 5 de 5 estrellas
Taschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book presents a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. These routing technologies will ensure faster time-to-market and time-to-profitability. The book includes a detailed description on the modern VLSI routing problems, and multilevel optimization on routing design to solve the chip complexity problem. 120 pp. Englisch. Nº de ref. del artículo: 9789048175628
Gastos de envío:
EUR 23,00
De Alemania a Estados Unidos de America
Destinos, gastos y plazos de envío
Cantidad disponible: 2 disponibles
Imagen de archivo
Full-Chip Nanometer Routing Techniques
Librería: Books Puddle, New York, NY, Estados Unidos de America
Calificación del vendedor: 4 de 5 estrellas
Condición: New. pp. 122. Nº de ref. del artículo: 2614416644
Cantidad disponible: 4 disponibles
Imagen de archivo
Full-Chip Nanometer Routing Techniques (Analog Circuits and Signal Processing)
Librería: Ria Christie Collections, Uxbridge, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
Condición: New. In. Nº de ref. del artículo: ria9789048175628_new
Gastos de envío:
EUR 13,73
De Reino Unido a Estados Unidos de America
Destinos, gastos y plazos de envío
Cantidad disponible: Más de 20 disponibles
Imagen de archivo
Full-Chip Nanometer Routing Techniques
Impresión bajo demandaLibrería: Majestic Books, Hounslow, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Print on Demand pp. 122 49:B&W 6.14 x 9.21 in or 234 x 156 mm (Royal 8vo) Perfect Bound on White w/Gloss Lam. Nº de ref. del artículo: 11289819
Gastos de envío:
EUR 7,45
De Reino Unido a Estados Unidos de America
Destinos, gastos y plazos de envío
Cantidad disponible: 4 disponibles
Imagen del vendedor
Full-Chip Nanometer Routing Techniques
Publicado por
Springer Netherlands, 2010
ISBN 10: 9048175623
ISBN 13: 9789048175628
Nuevo
Tapa blanda
Librería: moluna, Greven, Alemania
Calificación del vendedor: 4 de 5 estrellas
Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Describes a full-chip nanometer routing techniquesA detailed description on the modern VLSI routing problemsMultilevel optimization on routing design to solve the chip complexity problemThis book presents a novel multilevel full-. Nº de ref. del artículo: 5821401
Gastos de envío:
EUR 48,99
De Alemania a Estados Unidos de America
Destinos, gastos y plazos de envío
Cantidad disponible: Más de 20 disponibles
Imagen de archivo
Full-Chip Nanometer Routing Techniques
Impresión bajo demandaLibrería: Biblios, Frankfurt am main, HESSE, Alemania
Calificación del vendedor: 5 de 5 estrellas
Condición: New. PRINT ON DEMAND pp. 122. Nº de ref. del artículo: 1814416654
Gastos de envío:
EUR 9,95
De Alemania a Estados Unidos de America
Destinos, gastos y plazos de envío
Cantidad disponible: 4 disponibles
Imagen del vendedor
Full-Chip Nanometer Routing Techniques
Publicado por
Springer Netherlands, Springer Netherlands Nov 2010, 2010
ISBN 10: 9048175623
ISBN 13: 9789048175628
Nuevo
Taschenbuch
Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemania
Calificación del vendedor: 5 de 5 estrellas
Taschenbuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -At 90 nm, wires account for nearly 75% of the total delay in a circuit. Even more insidious, however, is that among nearly 40% of these nets, more than 50% of their total net capacitance are attributed to the cross-coupling capacitance between neighboring signals. At this point a new design and optimization paradigm based on real wires is required. Nanometer routers must prevent and correct these effects on-the-fly in order to reach timing closure. From a manufacturability standpoint, nanometer routers must explicitly deal with the ever increasing design complexity, and be capable of adapting to the constraint requirements of timing, signal integrity, process antenna effect, and new interconnect architecture such as X-architecture.In the nanometer era, we must look into new-generation routing technologies that combine high performance and capacity with the integration of congestion, timing, SI prevention, and DFM algorithms as the best means of getting to design closure quickly. In this book, we present a novel multilevel full-chip router, namely mSIGMA for SIGnal-integrity and MAnufacturability optimization. And these routing technologies will ensure faster time-to-market and time-to-profitability.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 120 pp. Englisch. Nº de ref. del artículo: 9789048175628
Gastos de envío:
EUR 60,00
De Alemania a Estados Unidos de America
Destinos, gastos y plazos de envío
Cantidad disponible: 1 disponibles