Artículos relacionados a Fault Tolerant & Testable Sequential Reversible...

Fault Tolerant & Testable Sequential Reversible Circuit Design: A Designers Approach to Realize Fault Tolerant Sequential Reversible Circuit - Tapa blanda

 
9783659671685: Fault Tolerant & Testable Sequential Reversible Circuit Design: A Designers Approach to Realize Fault Tolerant Sequential Reversible Circuit

Reseña del editor

Fast growing computing demands the power consumption and chip size issues are posing challenges for logic design with conventional technologies because of the above reliability in conventional technologies is also becoming important. Reversible computing is emerging as an alternative that offers high computation speed, high packaging density and low heat dissipation. This book expands on many of the most popular reversible computing topics such as sequential reversible building block, parity preservation and fault tolerant characteristics of sequential circuits for addressing the reliability issues. In this book, we have reported a Pareek gate suitable for low cost flip-flops design and then design methodology to develop flip-flops are incorporated. Finally, these circuits have been converted into fault tolerant circuits by preserving their parity and designs of offline as well as online testable circuits have been proposed. In addition, the text book presents the statistical results of proposed designs over quantum cost as well as other optimization parameters with existing circuits in literature and a significant improvement is achieved in almost all the parameters.

"Sobre este título" puede pertenecer a otra edición de este libro.

  • EditorialLAP Lambert Academic Publishing
  • Año de publicación2015
  • ISBN 10 3659671681
  • ISBN 13 9783659671685
  • EncuadernaciónTapa blanda
  • IdiomaInglés
  • Número de páginas76

Comprar usado

58 Seiten Am unteren Buchschnitt...
Ver este artículo

EUR 14,95 gastos de envío desde Alemania a Estados Unidos de America

Destinos, gastos y plazos de envío

Comprar nuevo

Ver este artículo

EUR 23,00 gastos de envío desde Alemania a Estados Unidos de America

Destinos, gastos y plazos de envío

Resultados de la búsqueda para Fault Tolerant & Testable Sequential Reversible...

Imagen del vendedor

Pareek, Vishal und Sushil Chandra Jain:
Publicado por LAP LAMBERT Academic Publishing,, 2015
ISBN 10: 3659671681 ISBN 13: 9783659671685
Antiguo o usado Tapa blanda

Librería: Roland Antiquariat UG haftungsbeschränkt, Weinheim, Alemania

Calificación del vendedor: 5 de 5 estrellas Valoración 5 estrellas, Más información sobre las valoraciones de los vendedores

58 Seiten Am unteren Buchschnitt mittels Stempel als "Mängelexemplar" gekennzeichnet, jedoch innen wie außen ein sehr gutes Exemplar, fast wie neu. Die Leseseiten sind tadellos, sauber und ohne Anstreichungen. 9783659671685 Sprache: Englisch Gewicht in Gramm: 127 Taschenbuch, Größe: 15.2 x 0.5 x 22.9 cm. Nº de ref. del artículo: 257038

Contactar al vendedor

Comprar usado

EUR 26,50
Convertir moneda
Gastos de envío: EUR 14,95
De Alemania a Estados Unidos de America
Destinos, gastos y plazos de envío

Cantidad disponible: 1 disponibles

Añadir al carrito

Imagen del vendedor

Vishal Pareek
ISBN 10: 3659671681 ISBN 13: 9783659671685
Nuevo Taschenbuch
Impresión bajo demanda

Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania

Calificación del vendedor: 5 de 5 estrellas Valoración 5 estrellas, Más información sobre las valoraciones de los vendedores

Taschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Fast growing computing demands the power consumption and chip size issues are posing challenges for logic design with conventional technologies because of the above reliability in conventional technologies is also becoming important. Reversible computing is emerging as an alternative that offers high computation speed, high packaging density and low heat dissipation. This book expands on many of the most popular reversible computing topics such as sequential reversible building block, parity preservation and fault tolerant characteristics of sequential circuits for addressing the reliability issues. In this book, we have reported a Pareek gate suitable for low cost flip-flops design and then design methodology to develop flip-flops are incorporated. Finally, these circuits have been converted into fault tolerant circuits by preserving their parity and designs of offline as well as online testable circuits have been proposed. In addition, the text book presents the statistical results of proposed designs over quantum cost as well as other optimization parameters with existing circuits in literature and a significant improvement is achieved in almost all the parameters. 76 pp. Englisch. Nº de ref. del artículo: 9783659671685

Contactar al vendedor

Comprar nuevo

EUR 35,90
Convertir moneda
Gastos de envío: EUR 23,00
De Alemania a Estados Unidos de America
Destinos, gastos y plazos de envío

Cantidad disponible: 2 disponibles

Añadir al carrito

Imagen del vendedor

Vishal Pareek
Publicado por LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659671681 ISBN 13: 9783659671685
Nuevo Taschenbuch
Impresión bajo demanda

Librería: AHA-BUCH GmbH, Einbeck, Alemania

Calificación del vendedor: 5 de 5 estrellas Valoración 5 estrellas, Más información sobre las valoraciones de los vendedores

Taschenbuch. Condición: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Fast growing computing demands the power consumption and chip size issues are posing challenges for logic design with conventional technologies because of the above reliability in conventional technologies is also becoming important. Reversible computing is emerging as an alternative that offers high computation speed, high packaging density and low heat dissipation. This book expands on many of the most popular reversible computing topics such as sequential reversible building block, parity preservation and fault tolerant characteristics of sequential circuits for addressing the reliability issues. In this book, we have reported a Pareek gate suitable for low cost flip-flops design and then design methodology to develop flip-flops are incorporated. Finally, these circuits have been converted into fault tolerant circuits by preserving their parity and designs of offline as well as online testable circuits have been proposed. In addition, the text book presents the statistical results of proposed designs over quantum cost as well as other optimization parameters with existing circuits in literature and a significant improvement is achieved in almost all the parameters. Nº de ref. del artículo: 9783659671685

Contactar al vendedor

Comprar nuevo

EUR 39,90
Convertir moneda
Gastos de envío: EUR 28,65
De Alemania a Estados Unidos de America
Destinos, gastos y plazos de envío

Cantidad disponible: 1 disponibles

Añadir al carrito

Imagen del vendedor

Vishal Pareek|Sushil Chandra Jain
Publicado por LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659671681 ISBN 13: 9783659671685
Nuevo Tapa blanda
Impresión bajo demanda

Librería: moluna, Greven, Alemania

Calificación del vendedor: 5 de 5 estrellas Valoración 5 estrellas, Más información sobre las valoraciones de los vendedores

Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Pareek VishalVishal Pareek has completed his M.Tech degree in Computer Science & Engineering from UCE, Rajasthan Technical University, Kota, Rajasthan under the guidance of Dr. Sushil Chandra Jain in 2014. His main research interests. Nº de ref. del artículo: 17694401

Contactar al vendedor

Comprar nuevo

EUR 34,25
Convertir moneda
Gastos de envío: EUR 48,99
De Alemania a Estados Unidos de America
Destinos, gastos y plazos de envío

Cantidad disponible: Más de 20 disponibles

Añadir al carrito