"Sinopsis" puede pertenecer a otra edición de este libro.
Offset Reduction Techniques in High-Speed Analog-to-Digital Converters analyzes, describes the design, and presents test results of Analog-to-Digital Converters (ADCs) employing the three main high-speed architectures: flash, two-step flash and folding and interpolation. The advantages and limitations of each one are reviewed, and the techniques employed to improve their performance are discussed.
Offset Reduction Techniques in High-Speed Analog-to-Digital Converters analyzes, describes the design, and presents test results of Analog-to-Digital Converters (ADCs) employing the three main high-speed architectures: flash, two-step flash and folding and interpolation. The advantages and limitations of each one are reviewed, and the techniques employed to improve their performance are discussed.
Since the offset voltages of the constituting sub-blocks of these converters (pre-amplifiers, folding circuits and latched comparators) present the definitive linearity limitation, the offset is the fundamental design parameter in high-speed CMOS ADCs. Consequently, offset reduction techniques must be employed, in order to achieve high frequency operation with low power and layout area. Averaging and offset sampling are the most widely used, both being thoroughly characterized:
Other relevant topics include kickback noise elimination in comparators, reference buffer design, a technique to compensate (certain) IR drops, details on the layout and floorplan of cascaded folding stages, and an improved scheme to select reference voltages in fine ADCs of two-step subranging converters. Special emphasis is given to the methods of guaranteeing specifications across process, temperature and supply voltage corners.
"Sobre este título" puede pertenecer a otra edición de este libro.
Gastos de envío:
EUR 3,75
A Estados Unidos de America
Descripción Condición: New. Nº de ref. del artículo: ABLIING23Mar2411530145687
Descripción Condición: New. PRINT ON DEMAND Book; New; Fast Shipping from the UK. No. book. Nº de ref. del artículo: ria9781402097157_lsuk
Descripción Condición: New. Nº de ref. del artículo: 4095992
Descripción Buch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Offset Reduction Techniques in High-Speed Analog-to-Digital Convertersanalyzes, describes the design, and presents test results of Analog-to-Digital Converters (ADCs) employing the three main high-speed architectures: flash, two-step flash and folding and interpolation. The advantages and limitations of each one are reviewed, and the techniques employed to improve their performance are discussed. 382 pp. Englisch. Nº de ref. del artículo: 9781402097157
Descripción Buch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - Offset Reduction Techniques in High-Speed Analog-to-Digital Convertersanalyzes, describes the design, and presents test results of Analog-to-Digital Converters (ADCs) employing the three main high-speed architectures: flash, two-step flash and folding and interpolation. The advantages and limitations of each one are reviewed, and the techniques employed to improve their performance are discussed. Nº de ref. del artículo: 9781402097157