Artículos relacionados a Yield Simulation for Integrated Circuits: 33 (The Springer...
Yield Simulation for Integrated Circuits: 33 (The Springer International Series in Engineering and Computer Science) - Tapa dura
Sinopsis
Book by Walker DM
"Sinopsis" puede pertenecer a otra edición de este libro.
Reseña del editor
In the summer of 1981 I was asked to consider the possibility of manufacturing a 600,000 transistor microprocessor in 1985. It was clear that the technology would only be capable of manufacturing 100,000-200,000 transistor chips with acceptable yields. The control store ROM occupied approximately half of the chip area, so I considered adding spare rows and columns to increase ROM yield. Laser-programmed polysilicon fuses would be used to switch between good and bad circuits. Since only half the chip area would have redundancy, I was concerned that the increase in yield would not outweigh the increased costs of testing and redundancy programming. The fabrication technology did not yet exist, so I was unable to experimentally verify the benefits of redundancy. When the technology did become available, it would be too late in the development schedule to spend time running test chips. The yield analysis had to be done analytically or by simulation. Analytic yield analysis techniques did not offer sufficient accuracy for dealing with complex structures. The simulation techniques then available were very labor-intensive and seemed more suitable for redundant memories and other very regular structures [Stapper 80J. I wanted a simulator that would allow me to evaluate the yield of arbitrary redundant layouts, hence I termed such a simulator a layout or yield simulator. Since I was unable to convince anyone to build such a simulator for me, I embarked on the research myself.
"Sobre este título" puede pertenecer a otra edición de este libro.
- EditorialSpringer
- Año de publicación1987
- ISBN 10 0898382440
- ISBN 13 9780898382440
- EncuadernaciónTapa dura
- IdiomaInglés
- Número de páginas228
Comprar nuevo
Ver este artículo
EUR 160,49
EUR 11,00 gastos de envío desde Alemania a España
Destinos, gastos y plazos de envíoOtras ediciones populares con el mismo título
Resultados de la búsqueda para Yield Simulation for Integrated Circuits: 33 (The Springer...
Imagen de archivo
Yield Simulation for Integrated Circuits (The Springer International Series in Engineering and Computer Science, 33)
Librería: Phatpocket Limited, Waltham Abbey, HERTS, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
Condición: Good. Your purchase helps support Sri Lankan Children's Charity 'The Rainbow Centre'. Ex-library, so some stamps and wear, but in good overall condition. May contain underlining and/or highlighting. Our donations to The Rainbow Centre have helped provide an education and a safe haven to hundreds of children who live in appalling conditions. Nº de ref. del artículo: Z1-C-037-01660
Cantidad disponible: 1 disponibles
Imagen de archivo
Yield Simulation for Integrated Circuits
Librería: ThriftBooks-Dallas, Dallas, TX, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Hardcover. Condición: Good. No Jacket. Former library book; Pages can have notes/highlighting. Spine may show signs of wear. ~ ThriftBooks: Read More, Spend Less 1.13. Nº de ref. del artículo: G0898382440I3N10
Cantidad disponible: 1 disponibles
Imagen de archivo
Yield Simulation for Integrated Circuits
Librería: Better World Books, Mishawaka, IN, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: Good. 1987th Edition. Former library book; may include library markings. Used book that is in clean, average condition without any missing pages. Nº de ref. del artículo: 17286753-6
Cantidad disponible: 1 disponibles
Imagen de archivo
Yield Simulation for Integrated Circuits (The Kluwer International Series in Engineering and Computer Science)
Publicado por
Kluwer Academic Publishers, Lancaster, United Kingdom, 1987
ISBN 10: 0898382440
ISBN 13: 9780898382440
Antiguo o usado
Tapa dura
Original o primera edición
Librería: PsychoBabel & Skoob Books, Didcot, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
Hardcover. Condición: Good. Estado de la sobrecubierta: No Dust Jacket. First Edition. numerous figures, softening to head of spine, scrape on the bottom of spine, front and back cover, light bump to top corners of cover, FEP is torn off, text and illustrations clean and tight. Ex-Library. Nº de ref. del artículo: 098038
Cantidad disponible: 1 disponibles
Imagen de archivo
Yield Simulation for Integrated Circuits (the Springer International Series in Engineering and Computer Science) (Hardcover)
Librería: Textsellers, Hampton, NH, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Hardcover. Condición: Fine. No Jacket. Hardcover, 209 pp. Light corner bump, else new. Book. Nº de ref. del artículo: 022473
Cantidad disponible: 1 disponibles
Imagen de archivo
1987 HC Yield Simulation for Integrated Circuits (The Springer International Series in Engineering and Computer Science, 33)
Librería: Miki Store, San Jose, CA, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
hardcover. Condición: Very Good. Pages are crisp and clean, no marking. Cover is verygood. Binding is tight/good. Nº de ref. del artículo: t-pa26
Cantidad disponible: 1 disponibles
Imagen del vendedor
Yield Simulation for Integrated Circuits
Impresión bajo demandaLibrería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
Calificación del vendedor: 5 de 5 estrellas
Buch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -In the summer of 1981 I was asked to consider the possibility of manufacturing a 600,000 transistor microprocessor in 1985. It was clear that the technology would only be capable of manufacturing 100,000-200,000 transistor chips with acceptable yields. The control store ROM occupied approximately half of the chip area, so I considered adding spare rows and columns to increase ROM yield. Laser-programmed polysilicon fuses would be used to switch between good and bad circuits. Since only half the chip area would have redundancy, I was concerned that the increase in yield would not outweigh the increased costs of testing and redundancy programming. The fabrication technology did not yet exist, so I was unable to experimentally verify the benefits of redundancy. When the technology did become available, it would be too late in the development schedule to spend time running test chips. The yield analysis had to be done analytically or by simulation. Analytic yield analysis techniques did not offer sufficient accuracy for dealing with complex structures. The simulation techniques then available were very labor-intensive and seemed more suitable for redundant memories and other very regular structures [Stapper 80J. I wanted a simulator that would allow me to evaluate the yield of arbitrary redundant layouts, hence I termed such a simulator a layout or yield simulator. Since I was unable to convince anyone to build such a simulator for me, I embarked on the research myself. 226 pp. Englisch. Nº de ref. del artículo: 9780898382440
Cantidad disponible: 2 disponibles
Imagen de archivo
Yield Simulation for Integrated Circuits (The Springer International Series in Engineering and Computer Science, 33)
Librería: Ria Christie Collections, Uxbridge, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
Condición: New. In. Nº de ref. del artículo: ria9780898382440_new
Cantidad disponible: Más de 20 disponibles
Imagen del vendedor
Yield Simulation for Integrated Circuits
Publicado por
Springer US, Springer US, 1987
ISBN 10: 0898382440
ISBN 13: 9780898382440
Nuevo
Tapa dura
Librería: AHA-BUCH GmbH, Einbeck, Alemania
Calificación del vendedor: 5 de 5 estrellas
Buch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - In the summer of 1981 I was asked to consider the possibility of manufacturing a 600,000 transistor microprocessor in 1985. It was clear that the technology would only be capable of manufacturing 100,000-200,000 transistor chips with acceptable yields. The control store ROM occupied approximately half of the chip area, so I considered adding spare rows and columns to increase ROM yield. Laser-programmed polysilicon fuses would be used to switch between good and bad circuits. Since only half the chip area would have redundancy, I was concerned that the increase in yield would not outweigh the increased costs of testing and redundancy programming. The fabrication technology did not yet exist, so I was unable to experimentally verify the benefits of redundancy. When the technology did become available, it would be too late in the development schedule to spend time running test chips. The yield analysis had to be done analytically or by simulation. Analytic yield analysis techniques did not offer sufficient accuracy for dealing with complex structures. The simulation techniques then available were very labor-intensive and seemed more suitable for redundant memories and other very regular structures [Stapper 80J. I wanted a simulator that would allow me to evaluate the yield of arbitrary redundant layouts, hence I termed such a simulator a layout or yield simulator. Since I was unable to convince anyone to build such a simulator for me, I embarked on the research myself. Nº de ref. del artículo: 9780898382440
Cantidad disponible: 1 disponibles
Imagen de archivo
Yield Simulation for Integrated Circuits (The Springer International Series in Engineering and Computer Science, 33)
Librería: Lucky's Textbooks, Dallas, TX, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Nº de ref. del artículo: ABLIING23Mar2317530032040
Cantidad disponible: Más de 20 disponibles