Writing Testbenches: Functional Verification of HDL Models - Tapa dura

Bergeron, Janick

 
9780792377665: Writing Testbenches: Functional Verification of HDL Models
Tapa dura
ISBN 10: 0792377664 ISBN 13: 9780792377665
Editorial: Kluwer Academic Publishers, 2000

Sinopsis

This text first introduces the necessary concepts and tools of verification, then describes a process for carrying out an effective functional verification of a design. This book also presents techniques for applying a stimulus and monitoring the response of a design by abstracting the operations using bus-functional models. The architecture of testbenches built around these bus-functional models is important for minimizing development and maintenance effort. Behavioural modelling is another important concept presented in this book. It is used to parallelize the implementation and verification of a design and to perform more efficient simulations. For many, behavioural modelling is synonymous with synthesizeable or RTL modelling. In this book, the term "behavioural" is used to describe any model that adequately emulates the functionality of a design, usually using non-synthesizeable constructs and coding style. The text focuses on the functional verification of hardware designs using either VHDL or Verilog. The reader should have at least a basic knowledge of one of the languages. Ideally, he or she should have experience in writing synthesizeable models and be familiar with running a simulation using any of the available VHDL or Verilog simulators.

"Sinopsis" puede pertenecer a otra edición de este libro.

Reseña del editor

This text first introduces the necessary concepts and tools of verification, then describes a process for carrying out an effective functional verification of a design. This book also presents techniques for applying a stimulus and monitoring the response of a design by abstracting the operations using bus-functional models. The architecture of testbenches built around these bus-functional models is important for minimizing development and maintenance effort. Behavioural modelling is another important concept presented in this book. It is used to parallelize the implementation and verification of a design and to perform more efficient simulations. For many, behavioural modelling is synonymous with synthesizeable or RTL modelling. In this book, the term "behavioural" is used to describe any model that adequately emulates the functionality of a design, usually using non-synthesizeable constructs and coding style. The text focuses on the functional verification of hardware designs using either VHDL or Verilog. The reader should have at least a basic knowledge of one of the languages. Ideally, he or she should have experience in writing synthesizeable models and be familiar with running a simulation using any of the available VHDL or Verilog simulators.

"Sobre este título" puede pertenecer a otra edición de este libro.

Editorial
Kluwer Academic Publishers
Año de publicación
2000
Idioma
Inglés
ISBN 10 
0792377664
ISBN 13 
9780792377665
Encuadernación
Tapa dura
Número de páginas
384
Contacto del fabricante
no disponible
Persona responsable
CMN Printpool Inh. Mathis Neumann
https://www.also.com/ec/cms5/en_6000/6000/index.jsp

Friedrich-Karl-Str. 9
Hamburg
Alemania

Otras ediciones populares con el mismo título

9781461503033: Writing Testbenches: Functional Verification of HDL Models

Edición Destacada

ISBN 10:  1461503035 ISBN 13:  9781461503033
Editorial: Springer, 2011
Tapa blanda