Artículos relacionados a Routing Congestion in VLSI Circuits: Estimation and...
Routing Congestion in VLSI Circuits: Estimation and Optimization (Integrated Circuits and Systems) - Tapa dura
Sinopsis
This volume provides a complete understanding of the fundamental causes of routing congestion in present-day and next-generation VLSI circuits, offers techniques for estimating and relieving congestion, and provides a critical analysis of the accuracy and effectiveness of these techniques. The book includes metrics and optimization techniques for routing congestion at various stages of the VLSI design flow. The subjects covered include an explanation of why the problem of congestion is important and how it will trend, plus definitions of metrics that are appropriate for measuring congestion, and descriptions of techniques for estimating and optimizing routing congestion issues in cell-/library-based VLSI circuits.
"Sinopsis" puede pertenecer a otra edición de este libro.
De la contraportada
With the dramatic increases in on-chip packing densities, routing congestion has become a major problem in chip design. The problem is especially acute as interconnects are also the performance bottleneck in integrated circuits. The solution lies in judicious resource management. This involves intelligent allocation of the available interconnect resources, up-front planning of the wire routes for even wire distributions, and transformations that make the physical synthesis flow congestion-aware.
Routing Congestion in VLSI Circuits: Estimation and Optimization provides the reader with a complete understanding of the root causes of routing congestion in present-day and future VLSI circuits, available techniques for estimating and optimizing this congestion, and a critical analysis of the accuracy and effectiveness of these techniques, so that the reader may prudently choose an approach that is appropriate to their design goals. The scope of the work includes metrics and optimization techniques for routing congestion at various stages of the VLSI design flow, including the architectural level, the logic synthesis/technology mapping level, the placement phase, and the routing step. A particular focus of this work is on the congestion issues that deal primarily with standard cell based design.
Routing Congestion in VLSI Circuits: Estimation and Optimization is a valuable reference for CAD developers and researchers, design methodology engineers, VLSI design and CAD students, and VLSI design engineers.
"Sobre este título" puede pertenecer a otra edición de este libro.
- EditorialSpringer
- Año de publicación2007
- ISBN 10 0387300376
- ISBN 13 9780387300375
- EncuadernaciónTapa dura
- IdiomaInglés
- Número de páginas264
- Contacto del fabricanteno disponible
Comprar nuevo
Ver este artículo
EUR 37,27
GRATIS gastos de envío desde Estados Unidos de America a España
Destinos, gastos y plazos de envíoOtras ediciones populares con el mismo título
Resultados de la búsqueda para Routing Congestion in VLSI Circuits: Estimation and...
Imagen de archivo
Routing Congestion In Vlsi Circuits: Estimation And Optimization
Librería: Romtrade Corp., STERLING HEIGHTS, MI, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: New. This is a Brand-new US Edition. This Item may be shipped from US or any other country as we have multiple locations worldwide. Nº de ref. del artículo: ABNR-76723
Cantidad disponible: 5 disponibles
Imagen de archivo
Routing Congestion In Vlsi Circuits: Estimation And Optimization
Librería: Basi6 International, Irving, TX, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: Brand New. New. US edition. Expediting shipping for all USA and Europe orders excluding PO Box. Excellent Customer Service. Nº de ref. del artículo: ABEJUNE24-85477
Cantidad disponible: Más de 20 disponibles
Imagen de archivo
Routing Congestion in VLSI Circuits: Estimation and Optimization
Publicado por
SPRINGER NATURE, 2007
ISBN 10: 0387300376
ISBN 13: 9780387300375
Antiguo o usado
Tapa dura
Librería: Buchpark, Trebbin, Alemania
Calificación del vendedor: 5 de 5 estrellas
Condición: Sehr gut. Zustand: Sehr gut - Neubindung, Buchrücken leicht angestossen | Seiten: 250 | Sprache: Englisch | Produktart: Bücher. Nº de ref. del artículo: 2975617/12
Cantidad disponible: 1 disponibles
Imagen de archivo
Routing Congestion In Vlsi Circuits: Estimation And Optimization (series On Integrated Circuits And Systems)
Librería: Romtrade Corp., STERLING HEIGHTS, MI, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: New. This is a Brand-new US Edition. This Item may be shipped from US or any other country as we have multiple locations worldwide. Nº de ref. del artículo: ABNR-91058
Cantidad disponible: 1 disponibles
Imagen de archivo
Routing Congestion In Vlsi Circuits: Estimation And Optimization (series On Integrated Circuits And Systems)
Librería: Basi6 International, Irving, TX, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: Brand New. New. US edition. Expediting shipping for all USA and Europe orders excluding PO Box. Excellent Customer Service. Nº de ref. del artículo: ABEJUNE24-85478
Cantidad disponible: 1 disponibles
Imagen de archivo
Routing Congestion in VLSI Circuits: Estimation and Optimization (Integrated Circuits and Systems)
Librería: BennettBooksLtd, North Las Vegas, NV, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
hardcover. Condición: New. In shrink wrap. Looks like an interesting title! Nº de ref. del artículo: Q-0387300376
Cantidad disponible: 1 disponibles
Imagen de archivo
Routing Congestion in VLSI Circuits: Estimation and Optimization (Integrated Circuits and Systems)
Librería: Ria Christie Collections, Uxbridge, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
Condición: New. In. Nº de ref. del artículo: ria9780387300375_new
Cantidad disponible: Más de 20 disponibles
Imagen del vendedor
Routing Congestion in VLSI Circuits
Librería: moluna, Greven, Alemania
Calificación del vendedor: 5 de 5 estrellas
Gebunden. Condición: New. Provides an in-depth treatment of routing congestion in VLSI circuitsComprehensively surveys the work done and points to challenges for the futureEquips readers with the knowledge to prudently choose an approach that is appropriate to their. Nº de ref. del artículo: 5909831
Cantidad disponible: Más de 20 disponibles
Imagen de archivo
Routing Congestion in VLSI Circuits: Estimation and Optimization (Integrated Circuits and Systems)
Librería: Lucky's Textbooks, Dallas, TX, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Nº de ref. del artículo: ABLIING23Feb2215580171689
Cantidad disponible: Más de 20 disponibles
Imagen del vendedor
Routing Congestion in VLSI Circuits : Estimation and Optimization
Librería: AHA-BUCH GmbH, Einbeck, Alemania
Calificación del vendedor: 5 de 5 estrellas
Buch. Condición: Neu. Neuware - With dramatic increases in on-chip packing densities, routing congestion has become a major problem in integrated circuit design, impacting convergence, performance, and yield, and complicating the synthesis of critical interc- nects. The problem is especially acute as interconnects are becoming the performance bottleneck in modern integrated circuits. Even with more than 30% of white space, some of the design blocks in modern microprocessor and ASIC designs cannot be routed successfully. Moreover, this problem is likely to worsen considerably in the coming years due to design size and technology scaling. There is an inherent tradeo between choosing a minimum delay path for interconnect nets, and the need to detour the routes to avoid 'tra c jams'; congestion management involves intelligent allocation of the available int- connect resources, up-front planning of the wire routes for even distributions, and transformations that make the physical synthesis ow congestion-aware. The book explores this tradeo that lies at the heart of all congestion m- agement, in seeking to address the key question: how does one optimize the traditional design goals such as the delay or the area of a circuit, while still ensuring that the circuit remains routable It begins by motivating the c- gestion problem, explaining why this problem is important and how it will trend. It then progresses with comprehensive discussions of the techniques available for estimating and optimizing congestion at various stages in the design ow. Nº de ref. del artículo: 9780387300375
Cantidad disponible: 2 disponibles